Introduction {#sec1}
============

Thin-film transistors have received increasing attention as switching elements in large-area electronic systems and, in particular, as part of flat panel displays (FPDs).^[@ref1]^ In recent years, the demand has increased for a higher resolution to be achieved on large and flexible display areas. Still, there are important limitations in terms of the electrical performance of transistor elements. High processing temperature remains a major drawback, even though continuous improvements of amorphous and polycrystalline Si transistors have fostered the advancement of FPDs.^[@ref2],[@ref3]^ Oxide semiconductors have become promising materials for the active layer in thin-film transistors (TFTs) as an alternative option to the conventional silicon TFTs because of their superior electrical characteristics, their optical transparency, and the lower processing temperatures.^[@ref2],[@ref4]^ Several multicomponent material systems have been reported, such as Zn-O,^[@ref5]^ In-O,^[@ref6]^ In-Zn-O,^[@ref7]−[@ref9]^ Zn-Sn-O,^[@ref10],[@ref11]^ In-Ga-Zn-O,^[@ref12],[@ref13]^ and Hf-In-Zn-O,^[@ref14],[@ref15]^ for the fabrication of metal oxide-based semiconductors via either physical vapor deposition or by the solution process. The major advantages of the metal oxide TFTs made by sol--gel synthesis and spin coating are the low cost of fabrication, the facile compositional tuning, and the relatively low-temperature process. This has enabled them to meet the demands for the next generation of display applications, especially for flexible electronics.^[@ref3]^ Nevertheless, to achieve the required device performance, annealing above 400 °C is normally required for good quality oxide formation.^[@ref4]^ Hence, advanced synthesis and fabrication methods were reported such as high-pressure annealing, combustion chemistry, microwave annealing, and UV irradiation to achieve superior device performance while keeping a low processing temperature of about 300 °C, as needed for flexible electronics.^[@ref16]^ Instead of optimizing an existing metal oxide layer by invasive external intervention, we have employed an extra buffer layer made by physical deposition, which can be added to support the channel layer and increase the device performance.

A bilayer heterostructure was previously proposed as a method of enhancing the electrical characteristics of metal oxide TFTs.^[@ref5],[@ref17],[@ref18]^ Using the advantage of easily adjusting the composition of the active layer during the solution process, the first layer was doped with gallium, while the second layer was an undoped IZO layer.^[@ref19]^ The electrical properties of the thin film improved, while the interface has not been changed because of doping the materials. On the other hand, the heterostructure can be formed using the same material without doping other metal elements. Particularly, Abliz et al.^[@ref20],[@ref21]^ demonstrated the bilayer heterostructure of the active layer by inserting a hydrogenated thin film, which illustrated improved positive bias stability and mobility, and inserting an ultrathin hydrogenated thin film showed the reduction of interface defects. Understanding the role of each layer becomes critical parameters for bilayer heterostructure TFTs. Kim et al.^[@ref22]^ reported that the thickness of each layer can be optimized together with the partial pressure of oxygen gas during radio frequency (RF)-sputtering to have different electrical characteristics for each IZO layer.^[@ref22]^ The device performance measurements demonstrated that the on-state current was determined by the first IZO layer on the dielectric, while the off-state current was dominated by the second IZO layer. These reports have shown improved electrical characteristics when compared to single-layered TFTs because of the potential for adjusting the composition of the front channel layer, reducing the defect states at the interface with the dielectric as well as by tuning the thickness of each active layer.^[@ref22]^ Therefore, double-layer heterostructures are promising device architectures for flexible FPD applications.

Here, we report on a bilayer heterostructure IZO TFT fabricated using an e-beam evaporator together with a solution process. Each layer has been annealed at 275 °C under ambient conditions to have a superior quality of the interface for the channel layer (see [Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}a). The electrical properties of IZO TFTs could be enhanced by a buffer layer (5 nm), which was deposited using an e-beam evaporator under high vacuum, ensuring that impurities were minimal on the interface between the dielectric and channel layer. In addition, the metal nitrate precursor was spin-coated on top of the buffer layer, which already behaved as a transistor. As a result of the additional e-beam deposited buffer layer, we have observed an enhanced electron transport, which influences the morphology of the channel layer and improves the electrical device performance by reducing the leakage current and increasing the electron mobility. In addition to this, we have carried out atomistic modeling of the IZO to elucidate the origin of the enhanced performance of different oxide layers. Classical molecular dynamics was used to model the structure of the semiconductor films, while hybrid density functional theory (DFT) calculations of the electronic structure were carried out to further optimize the models and to understand changes in the electronic structure. The electrical and structural characteristics of the heterostructure were carefully investigated by a cascade probe station, atomic force microscopy (AFM), SEM, and X-ray diffraction (XRD) and compared with those of single-layered IZO TFTs. The heterostructure IZO TFT shows superior transistor performance when compared to a single active layer IZO TFT, which was fabricated and annealed at 275 °C. Due to the lower on-current and increased off-current of the single-layered IZO TFT, the on/off ratio of the heterostructure was 2 orders of magnitude higher. Mobilities improved more than 4 times, and the subthreshold swing decreased by 66%. In addition, both layers of the heterostructure have a high transparency (above 90%) in the visible spectrum (400--700 nm) ([Figure S4](http://pubs.acs.org/doi/suppl/10.1021/acsomega.0c02225/suppl_file/ao0c02225_si_001.pdf)). Our heterostructure IZO TFTs exhibit a high potential as active layers in transparent display backplanes and flexible display applications.

![(a) Schematic diagram of the fabrication process for heterostructure IZO thin films via the e-beam evaporator and spin-coating process. (b) Experimental optical band gap and simulated atomic structure (inset) of the low and high density of IZO thin films via e-beam and sol--gel deposition, respectively, and the surface morphology via scanning electron microscopy (SEM) and the top view of the real TFT (inset).](ao0c02225_0002){#fig1}

Result and Discussion {#sec2}
=====================

A low-temperature process has significant advantages for the fabrication of the TFT backplane needed for display applications as it enables form factors suitable for rigid as well as flexible substrates. To decrease the processing temperature used for the metal oxide semiconductor sol--gel synthesis, an IZO heterostructure thin film is introduced here. Such a heterostructure can be designed to both decrease the processing temperature and enhance the device performance. Two critical steps, physical vapor deposition (e-beam evaporator) and solution spin coating (sol--gel), were used to have a double IZO active layer in the thin-film transistor. Furthermore, since the sol--gel process holds a dominant semiconductor purpose, the parameters of the solution process were actively investigated and optimized.

Two IZO precursor solutions were prepared using two different solvents: 2-methoxyethanol (2-ME) and deionized water (DI water). These solvents are the most attractive for the alcohol and aqueous routes to make an IZO precursor solution.^[@ref23],[@ref24]^ The thermal behavior of IZO films can be seen from TGA curves. DI water shows the largest rate of weight loss at 211 °C when used as a solvent for the IZO precursors, as shown in [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}b. The decomposition losses of mass for the DI water solvent at 250, 275, and 300 °C were 67.26, 77.80, and 82.73%, while for 2-ME, they were 18.05, 27.50, and 49.55%, respectively ([Supplementary Table 1](http://pubs.acs.org/doi/suppl/10.1021/acsomega.0c02225/suppl_file/ao0c02225_si_001.pdf)). Clearly, the TGA curves show one-third of decomposition percentile difference between 77.80% for DI water and 27.50% for 2-ME precursors at 275 °C, which was the processing temperature chosen for this work. The peak points of the decomposition rate for DI water and 2-ME were at 211 and 304 °C, as shown in [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}a,b, respectively. Consequently, the critical temperature of thermal decomposition for the aqueous solution was lower than for the alcohol route. Because of the weaker bonding between the cations (In^3+^ and Zn^2+^) and water (when compared to 2-ME), a low-temperature process can be used with the DI water-based IZO precursor.^[@ref7],[@ref24]^

![Thermogravimetric analysis (TGA) trances of (a) deionized water and (b) a 2-methoxyethanol (2ME)-based precursor for the deposition of IZO thin films. (c) Transfer characteristics of a solution-processed IZO TFT with the 2ME and water precursors. (d) Transfer characteristics of water-based IZO TFTs as a function of the concentration of In(NO~3~)~3~ and Zn(NO~3~)~2~ (*L* = 30 μm and *W* = 1000 μm, *V*~DS~ = 10 V).](ao0c02225_0003){#fig2}

Based on the TGA results, the electrical properties of IZO TFTs made with the two solvent types are measured in [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}c. The fabricated IZO TFTs using the aqueous route exhibit a transistor transfer curve even when the processing temperature is as low as 275 °C. However, 2-ME-based IZO TFTs demonstrates poor electrical performance due to the limited or incomplete oxide formation at low temperature as the condensation reactions require higher thermal energy when compared to the same reactions in DI water. The threshold voltage values were −5.91 and 5.34 V for IZO TFT when using 2-ME and DI water, respectively, and it indicates that the 2-ME channel layer is not fully activated as an n-type transistor because of the remaining defects in the structure; this prevents the film to operate as a semiconductor. The electrical characteristics of IZO TFTs fabricated in different conditions are shown in [Figure [2](#fig2){ref-type="fig"}](#fig2){ref-type="fig"}d and summarized in [Table [1](#tbl1){ref-type="other"}](#tbl1){ref-type="other"}. Based on the different ratio of In/Zn precursors, the transfer curves indicate different electrical performance. Increasing the In precursor concentration will result in a higher conductivity, which will correspondingly increase the on/off current level from approximately 66.52 pA to 11.89 nA. At the same time, a relatively small on/off current ratio is obtained in a range from 6.60 × 10^3^ to 7.59 × 10^2^. On the other hand, having a higher Zn precursor concentration shows a decrease in the on-current level from 8.4 to 0.35 μA. For display applications, the on/off ratio of currents is the most critical parameter. Based on the measured device performance, the optimal ratio of precursors was confirmed to be 5:5.

###### Electrical Performance Parameters of Transistors Fabricated from IZO Films Having Different Structures[a](#t1fn1){ref-type="table-fn"}

  parameter                                                         mobility, μ~sat~ (cm^2^ V^--1^ s^--1^)   threshold voltage (V)   subthreshold swing (SS) (V dec^--1^)   on/off ratio
  ------------------------------------------------------ ---------- ---------------------------------------- ----------------------- -------------------------------------- --------------
  solution only(In:Zn)                                   3:7        0.01                                     6.74                    2.21                                   6.60 × 10^3^
  5:5                                                    0.09       5.34                                     5.36                    1.26 × 10^4^                           
  7:3                                                    0.19       0.83                                     5.39                    7.59 × 10^2^                           
  e-beam (RT) and solution layer (annealed)              5:5/5 nm   2.73 × 10^--4^                           1.97                    10.42                                  1.68 × 10^2^
  e-beam and solution layers(all layers post-annealed)   2 nm       0.17                                     7.39                    5.04                                   3.37 × 10^4^
  5 nm                                                   0.59       3.75                                     1.73                    1.16 × 10^6^                           
  10 nm                                                  0.11       7.76                                     4.07                    1.13 × 10^4^                           

The post-annealing process for each of the IZO films was varied, and it was annealed at a temperature of 275 °C using a DI water-based IZO precursor.

Having established the optimal IZO precursor concentration and solvent system for sol--gel synthesis, the heterostructure IZO TFT was fabricated by using the e-beam evaporator to deposit a buffer layer of IZO. This buffer layer enables a low-temperature process, and it also significantly improves the device performance. The electrical properties of the heterostructure IZO TFT were fully investigated, as shown in [Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}. The post-annealing process was the critical parameter that was tuned to improve the electrical device performance. To understand each layer of the heterostructure IZO film, the post-annealing process was broken down into two steps. The first annealing treatment was done after the vacuum deposition of the buffer layer, while the second annealing process was carried out after sol--gel synthesis and spin coating. At both times, the annealing was done at 275 °C for 150 min using a hot plate under ambient conditions. A single e-beam layer cannot act as a semiconductor and shows a relatively low resistance of 1007 Ω ([Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}a). Furthermore, the transfer characteristics of the hybrid structure of IZO TFTs indicate that a good performance of the transistor characteristics can only be obtained after further annealing steps. The post-synthesis annealing steps carried out for each layer enhanced the mobility dramatically from 2.73 × 10^--4^ to 0.59 cm^2^ V^--1^ s^--1^, decreased the subthreshold swing from 10.42 to 1.73 V/decade, and increased the on/off ratio from 1.62 × 10^2^ to 1.16 × 10^6^. The output curve of the corresponding heterostructure IZO TFTs is shown in [Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}b. Because of the importance of the buffer layer, the thickness was also optimized, as shown in [Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}c. Three different thicknesses were deposited to examine the electrical characteristics. As the thickness of the e-beam-evaporated layer increases, the performance does not change much, except when a thickness of 5 nm is reached. For the 2 and 10 nm buffer layer thicknesses, the electrical mobilities are 0.17 and 0.11 cm^2^ V^--1^ s^--1^, 7.39 and 7.76 V for the threshold voltage, 5.04 and 4.07 V/decade for subthreshold swing, and 3.37 × 10^4^ and 1.13 × 10^4^ for the on/off current ratio. By comparison, the 5 nm buffer layer can improve the mobility by 436.36% and shows a 2 order increase for the on/off current ratio. Furthermore, the subthreshold swing decreased by 65.67%. The comparison for the three different buffer layer thicknesses is shown in [Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}d and highlighted on a specific thickness of 5 nm.

![(a) Transfer characteristics of IZO TFTs fabricated with various deposition processes and annealing steps (*L* = 30 μm and *W* = 1000 μm, *V*~DS~ = 10 V). (b) Output characteristic of the hybrid IZO TFT (e-beam, 275 °C; solution, 275 °C). (c) Transfer characteristics of the hybrid IZO TFT (e-beam, 275 °C; solution, 275 °C) as a function of the thickness of buffer layers via the e-beam evaporator. (d) Saturation mobility, subthreshold swing, and threshold voltage of the hybrid IZO TFT (e-beam, 275 °C; solution, 275 °C) as a function of the thickness of buffer layers via the e-beam evaporator.](ao0c02225_0004){#fig3}

To further investigate the effect of the IZO buffer layer, the surface morphology and atomic structure of IZO thin films were analyzed by AFM and XRD ([Figure [4](#fig4){ref-type="fig"}](#fig4){ref-type="fig"}). The single IZO layer deposited with the e-beam evaporator reveals a low root-mean-square (rms) roughness of 1.06 nm and peak heights of 7.4 nm. By contrast, the solution-processed and IZO bilayer films have rms roughness values of 1.34 and 1.64 nm with peak heights of 12.0 and 10.9 nm, respectively. The hybrid structure IZO thin film demonstrates a smooth and uniform surface when compared to a single sol--gel layer. Moreover, as shown in [Figure [4](#fig4){ref-type="fig"}](#fig4){ref-type="fig"}a, the annealed IZO buffer layer deposited by the e-beam evaporator shows uniform and sharp grain shapes throughout the surface. On the other hand, the IZO layer made using the sol--gel process has irregular particles and aggregates ([Figure [4](#fig4){ref-type="fig"}](#fig4){ref-type="fig"}b). When the solution-processed IZO film was annealed on top of the already annealed e-beam buffer layer, the solution layer structure is able to relax and tends to follow the orientation of the amorphous grains in the buffer layer. In addition, the average grain size increases when compared to either the single buffer layer or the single solution-processed layer. This is consistent with the result of our XRD analysis where the Si reference peak, which is present in the pattern of the single buffer layer even after annealing, disappears when the sol--gel material is deposited on top of it. In the XRD pattern, a broad peak was observed around 31° for the solution-processed IZO layer,^[@ref12],[@ref25]^ and another sharp silicon reference peak was found at 32.5°. Compared to the single solution-processed IZO layer, a peak at around 33° is observed for the heterostructure film using both of the two different deposition methods. We note that the silicon reference peak has disappeared due to the densified double active layer on the substrate. This indicates that the channel layer has a highly ordered microstructure and aligned grains, as shown by the dotted white circle in [Figure [4](#fig4){ref-type="fig"}](#fig4){ref-type="fig"}c. Moreover, the advantage of using a buffer layer is that the resulting heterostructure exhibits large area uniformity and a smooth surface, characteristics of a reduced trap density between the dielectric and the semiconductor layer.

![(a--c) AFM images of post-annealed IZO films by (a) the e-beam evaporator, (b) the sol--gel, and (c) the hybrid IZO thin film via both methods. (d) XRD patterns of solution only and hybrid IZO thin films on silicon substrates after annealing at 275 °C.](ao0c02225_0005){#fig4}

The illustration of a hybrid IZO TFT device structure in [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"} shows the DFT simulation results and a schematic of the mechanism behind the performance of the IZO thin-film double layer. [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"} a,b shows the densities of state of the high (7.5 g cm^--3^, via sol--gel) and low-density (5.3 g cm^--3^, via e-beam evaporator) models of a-IZO, which correspond to the previous report (detailed simulation model in the [Supporting Information](http://pubs.acs.org/doi/suppl/10.1021/acsomega.0c02225/suppl_file/ao0c02225_si_001.pdf)).^[@ref23]^ The densities of state are quite similar, and both show a localized occupied electronic state near the Fermi level. The most notable difference is in the valence band edge, dominated by O p-states and that move further away from the Fermi level as the density increases. [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"}c shows the Tauc plot that was generated from the absorption spectrum calculated using the hybrid functional for both a-IZO models. This reveals optical band gaps between 3.8 and 4.2 eV, which slightly overestimate the experimental values, because the experimental material has significantly more time to undergo ordering during annealing and, subsequently, when cooling back to room temperature. In addition to impurities, the sol--gel synthesized oxide material will contain side products from the condensation reaction. In particular, nitrate precursors can be significantly influenced by the solvent and annealing temperature and change the optoelectronic properties of the film.^[@ref26]^ We note that the simulated high-density model shows more sub-gap absorption than the lower-density one. In the bilayer, defect self-compensation could be responsible for the improved electrical properties^[@ref22],[@ref27]^ as oxygen interstitials (O~i~) or peroxide (O--O) defects in the high-density layer can compensate O vacancies (voids) present in a lower-density layer.^[@ref28]^ Normally, a channel exists right above the interface between the semiconductor and dielectric layer. In our case, the buffer layer is critical for the electron transport during the on state. The channel is noted with yellow highlights, as shown in [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"}d. The double layer via the solution process was only investigated initially, as shown in [Figure S6](http://pubs.acs.org/doi/suppl/10.1021/acsomega.0c02225/suppl_file/ao0c02225_si_001.pdf); however, the inferior transfer characteristics were found due to increasing the thicker channel layer without compensation of the compositional structure under the same baking step. Likewise, the first layer became the significant factor. The buffer layer was deposited using the e-beam evaporator under ultrahigh vacuum at room temperature. Unlike an evaporated thin film, a single-layered IZO TFT by spin-coating techniques is exposed to environmental conditions, which restricts the controllability of the fabrication process. Because of the ultrahigh vacuum, the impurities are minimal and the quality of the interface between the dielectric layer and channel layer has been improved. However, without post-baking, the evaporated film will not fully activate as a semiconductor film. Hence, the transfer curve clearly shows the relatively low on/off current ratio and level ([Figure [3](#fig3){ref-type="fig"}](#fig3){ref-type="fig"}a). The channel layer was not fully capable to transport the electron even when the solution-processed material was deposited on top of the buffer layer.

![Partial electronic densities of state for (a) high-density (7.5 g cm^--3^) and (b) low-density (5.3 g cm^--3^) models of hydrolyzed a-IZO. The 0 eV level is the highest occupied molecular orbital level (HOMO) corresponding to the valence band maximum (VBM). (c) Simulated Tauc plots of the low-density (blue) and high-density (green) hydrolyzed a-IZO models. Dashed lines show estimated optical gaps for each model as extracted from the linear fit (black line). (d) Illustration of the hybrid structure (blue for high density and red for low density) and mechanism figures for their electron movement during the on state. (Low density is in the middle, the computational model is a sandwich due to periodic boundary conditions, and the ratio is 1:4).](ao0c02225_0006){#fig5}

Last, the results highlight a new method for bilayer heterostructure IZO TFT fabrication using the same material and two different deposition methods. Some researchers studied the effect of the channel layer thickness for metal oxide TFTs using the same material and highlighted the importance of the back interface rather than the thicker state.^[@ref29]^ Moreover, two unique deposition techniques of vacuum and the solution process have been leveraged to compensate the deficiency of each layer, such as reducing defects on the interface with the dielectric, enhancing structural relaxation, and reducing trap density. As shown in [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"}, the proposed mechanism behind the enhanced device performance can be correlated to the experiments and simulation data. The formation of material studies proved the characteristics of resistance of the film during the on/off states of the transistor. The analysis of low-density (low resistance) and high-density (high resistance) a-IZO models is parallel to the bilayer structure and shows a range of resistance difference due to the different material structure. As shown in [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"}d, the sol--gel layer shows a high resistance, while the buffer layer demonstrates a low resistance. As previously mentioned, the post-baking process carried out after each deposition step induced a structural relaxation process shown in [Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"}d, which is needed to induce ordering in the material and enables a significant increase of the on/off current and mobility by creating an enhanced quality of the channel path, giving positive bias on the accumulation mode.^[@ref22],[@ref30]^ The results are in agreement with the ultrathin hydrogenated layer from the previous reports from Abliz et al.^[@ref20],[@ref21]^ that an insertion of thin film using vacuum deposition prevents interface defects and reduces trap density. These advantages increase the electrical on-state characteristics of the transistor. Moreover, during the off state, because the S/D electrode is in contact with the higher resistance film, which is the solution-processed IZO film ([Figure [5](#fig5){ref-type="fig"}](#fig5){ref-type="fig"}d), the level of the off current was therefore decreased and the leakage current significantly reduced.

Conclusions {#sec3}
===========

In summary, we have demonstrated a robust heterostructure IZO TFT utilizing solution-processed and e-beam evaporator deposition. The buffer layer obtained using e-beam deposition can template the structure of the solution-processed material and enables a lower annealing temperature for enhanced transistor performance. Bilayer heterostructures using a thin high vacuum deposition buffer layer are a powerful method to enhance TFT mobilities, which were measured to be 6.5 times greater than those of a device with a single solution-processed layer only. Moreover, the on/off current ratio was improved by 2 orders of magnitude, which is an essential property for display applications. This improved performance can be linked to defect self-compensation between the two semiconductor layers and an improved interface between the buffer layer and the dielectric material. The resulting device shows notable characteristics as a candidate for flexible electronics with high potential for reproducibility and scalability to be used for display applications and to compete with conventional semiconducting layers.

Experiments {#sec4}
===========

We have prepared In-Zn-O films via sol--gel synthesis using indium nitrate hydrate (In(NO~3~)~3~·*x*H~2~O, 0.3 M, 10 mL), and zinc nitrate hydrate (Zn(NO~3~)~2~·*x*H~2~O, 0.3 M, 10 mL) precursors from Sigma-Aldrich. The two metal salts were dissolved and mixed in deionized water. The resulting mixture was stirred for more than 12 h under ambient conditions until the precursors formed a homogenous and transparent solution.

The substrate was cleaned by acetone and isopropyl alcohol, and a further oxygen plasma treatment was used to remove contamination during the cleaning process and enhance surface wetting properties of the solution-processed film deposited on top of the vacuum-deposited buffer layer. Semiconductor layers deposited by an electron beam evaporator or synthesized via a solution-process were placed on top of a SiO~2~/p-type \<100\> Si substrate. The thickness of the dielectric layer was chosen to be 300 nm. To make the heterostructure, IZO films were first deposited at room temperature (25 °C) via the e-beam evaporator (ULVAC Technologies Inc.) using the commercially available IZO source (In:Zn = 5:5, 99.99%). The substrate was located 50 cm away from the crucible and rotated at 7 rpm. The base pressure and deposition rate were 5 × 10^--7^ Torr and 0.5 Å s^--1^. After this, a 5 nm thin film was annealed at 275 °C (as measured with a thermocouple on the substrate) on a hot plate under ambient conditions for an hour. Subsequently, the precursor solution was filtered through a 0.2 μm glass microfiber and nylon membrane syringe filter and then spin-coated at 4000 rpm onto the predeposited IZO buffer layer. The heterostructure was annealed once again using the same conditions (at 275 °C for an hour). The thickness of the solution-processed IZO thin film was measured at 20 nm, as shown in a profilometer in [Figure S3](http://pubs.acs.org/doi/suppl/10.1021/acsomega.0c02225/suppl_file/ao0c02225_si_001.pdf) (Dektak XT profilometer, Bruker). After defining and patterning the active area of the heterostructure IZO thin film via photolithography and etching, the source and drain electrodes for the TFT, Ti (10 nm), and Al (200 nm), respectively, were deposited using the e-beam evaporator. The channel dimensions were chosen to be 1000 μm (width)/30 μm (length) using a suitable shadow mask. [Figure [1](#fig1){ref-type="fig"}](#fig1){ref-type="fig"}a shows an explanatory schematic of the structure and processing of the semiconductor channel for the IZO TFT heterostructure on a p-type Si substrate.

The optimal annealing temperature was determined from thermogravimetric analysis (TGA Q50, TA instruments). The prepared In-Zn-O precursor was dried on a beaker by evaporating the solvents. Dried powders were collected to measure the weight of salts. Then, TGA analysis was performed under an Ar atmosphere at a heating rate of 5 °C/min scanning from 100 to 400 °C. The atomic structure of the film was investigated using an X-ray diffractometer (Bruker D8 Advance). The system used Cu Kα (λ = 1.54 Å) radiation and operated in reflection mode with a 2θ scan from 20 to 70°. Furthermore, the scanning electron microscope (FEI Magellan 400) was used to determine the composition and morphology of IZO films using a field emission gun of 5 kV with a working distance of 4 mm. The atomic surface was further studied with an atomic force microscope (Bruker Dimension Icon). The scan sizes were 1 × 1 and 10 × 10 μm of a square, and the effective scan rate used was 0.592 Hz in a noncontact mode.

The electrical properties of the different layers were fully characterized in a dark box under ambient conditions using a semiconductor analyzer (B1500A Agilent semiconductor parameter analyzer). The threshold voltage was calculated using the slope of the square root of the drain current versus gate voltage, and saturation mobilities were obtained using the following equation^[@ref31]^

The subthreshold swing indicates the gate voltage required for the increase of the drain current by one decade. The value was calculated using the following equation

Density Functional Theory Calculations {#sec4.1}
--------------------------------------

Models of a-IZO with densities of 5.3 and 7.5 g cm^--3^ were generated by a hybrid classical and *ab initio* molecular dynamics protocol, as detailed in the [Supporting Information](http://pubs.acs.org/doi/suppl/10.1021/acsomega.0c02225/suppl_file/ao0c02225_si_001.pdf). Density functional theory (DFT) calculations were carried out using the Vienna *Ab Initio* Simulation Package (VASP) code.^[@ref32]^ Geometry optimization and *ab initio* molecular dynamics (AIMD) calculations have used a plane wave basis with a maximum cutoff energy of 450 eV, projector-augmented wave (PAW) sets^[@ref33],[@ref34]^ selected according to Materials Genome guidelines,^[@ref35]^ and the Perdew--Burke--Ernzerhof (PBE) exchange−correlation functional.^[@ref36]^ The Brillouin zone was sampled at the Γ point. The Heyd−Scuseria−Ernzerhof (HSE06) hybrid functional,^[@ref37]^ together with a screening length of 0*.*207 Å^--1[@ref38]^ and an increased plane wave cutoff of 520 eV, was used to calculate the electronic structure to overcome the band gap underestimation problem of generalized gradient approximation (GGA) functionals, like PBE. Densities of states plots were generated with the sumo library,^[@ref39]^ and visualizations of the atomic models were generated with VESTA.^[@ref40]^ The optical band gap was obtained from a Tauc plot of the absorption, as obtained in the independent particle approximation from the hybrid functional calculations.

The Supporting Information is available free of charge at [https://pubs.acs.org/doi/10.1021/acsomega.0c02225](https://pubs.acs.org/doi/10.1021/acsomega.0c02225?goto=supporting-info).Computational details about model generation and hydrolysis; SEM EDX results of IZO solution only, hybrid heterostructure IZO, and the images of EDX mapping for In, Zn, and O; the profilometer data for the thickness of the IZO thin film as a function of spin speed; optical transmittance spectra of solution and e-beam IZO films annealed at 275 °C; and capacitance voltage with the frequency and leakage current of the SiO~2~ dielectric ([PDF](http://pubs.acs.org/doi/suppl/10.1021/acsomega.0c02225/suppl_file/ao0c02225_si_001.pdf))
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